ABSTRACT This paper investigates the intrinsic drain-induced barrier lowering (DIBL) characteristics of highly-scaled tri-gate n-MOSFETs with InGaAs channel based on ITRS 2021 technology node through numerical simulation corroborated with theoretical calculation. This paper indicates that, when studying short-channel effects in III-V FETs, one has to account for quantum-confinement, or else predictions will be pessimistic. Due to 2-D quantum-confinement, the DIBL of the InGaAs tri-gate devices can be significantly suppressed and be comparable to the Si counterpart. Besides, for highly-scaled InGaAs tri-gate NFETs, the impact of buried-oxide thickness on DIBL becomes minor, and the DIBL sensitivity to the fin-width and gate-length variations can also be suppressed by the quantum-confinement effect. This paper may provide insights for tri-gate device design using III-V high-mobility channel materials.
I. INTRODUCTION
Scaling of the supply voltage (V DD ) is an effective way to reduce the dynamic power for future CMOS. To attain sufficient drive current for nanoscale MOSFETs as V DD scales down, high mobility III-V channel materials in particular In x Ga 1−x As have attracted much attention [1] . However, short-channel effects (SCEs) are concerns for devices with III-V channel materials, and many studies [2] - [5] have focused on the impact of tunneling currents on III-V devices [6] - [12] . Recently, Lundstrom et al. [13] has concluded that the tunneling will not be an issue for InGaAs multi-gate n-MOSFETs with gate-length larger than 8 nm and effective bandgap larger than 1 eV.
Even so, nevertheless, the worsened drain-induced barrier lowering (DIBL) due to the high channel permittivity of III-V devices is still a big concern. Note that the DIBL is more than an issue regarding leakage power. It is also a performance issue. Skotnicki and Boeuf [14] has pointed out that with the same I ON and I OFF , the performance (e.g., inverter speed) of the technology having larger DIBL will be degraded due to the degraded effective drive current during circuit switching. In addition, the DIBL and DIBL variability also affect the stability of SRAM [15] . Therefore, for scaled InGaAs tri-gate devices, how might the quantum-confinement effect along the finwidth (W fin ) and fin-height (H fin ) directions impact the DIBL and DIBL variability is an important question and merits investigation.
In this paper, based on the ITRS 2021 spec. (with 10.4 nm gate length [1] ), we examine the intrinsic DIBL characteristics for InGaAs-OI tri-gate n-MOSFETs including sensitivity to process variations through numerical simulation corroborated by theoretical calculation. This paper is organized as follows. In Section II, a quantum-mechanical subthreshold model for tri-gate devices is proposed and verified with numerical simulation. The wavefunction penetration into high-k gate-dielectric and buried-oxide (BOX) has been considered, and the impact of short-channel effects on the eigen-energy has also been included through perturbation. By using our quantum-mechanical subthreshold model together with numerical simulation, we investigate the intrinsic DIBL for highly-scaled tri-gate InGaAs-on-insulator n-MOSFETs in Section III. Benchmark with the Si counterparts has also been conducted. In Section IV, we further investigate the DIBL sensitivity to process variations for the InGaAs tri-gate devices using our scalable model. Section V draws the conclusion. Figure 1 shows the schematic sketch of a tri-gate structure. Following the ITRS for 2021 year of production [1] , III-V tri-gate devices with gate-length (L) = 10.4 nm, W fin = 6.1 nm and equivalent oxide thickness (EOT) = 0.59 nm are investigated.
II. QUANTUM-MECHANICAL SUBTHRESHOLD MODEL
In our previous work [16] , a subthreshold current model based on analytical solution of 3-D Poisson's equation was used to investigate the DIBL characteristics of tri-gate GeOI p-MOSFETs. However, the quantum-confinement effect was not considered in [16] . To consider the 2-D quantumconfinement effect along the W fin (i.e., z) and H fin (i.e., x) directions, the Schrödinger equation in the channel region can be expressed as
where i and j are the principle quantum numbers for the electron quantization along the H fin and W fin directions, respectively. E i,j is the eigen-energy of the (i, j) state, Ψ i,j (x,z) is the corresponding wavefunction, and m x and m z are the channel electron quantization effective masses along the H fin and W fin directions, respectively. Under the assumption of flat well and the finite potential barrier height between the insulator and the channel, the eigen-energy and wavefunction can be derived [17] . The ground-state eigen-energy (E 0,0 ) can be expressed as
where η H and η W can be solved from the following equations by iteration [17] :
with m ox the electron effective mass inside the insulator and V b the barrier height at the channel/insulator interface. In addition to the structure confinement, the impact of electrical confinement also needs to be considered. A parabolic potential well along the W fin and H fin directions can be approximated by
, and γ the geometry-dependent coefficients. α z can be derived from:
where ϕ ch is the channel potential solution of 3-D Poisson's equation [16] (see the Appendix). α x , β, and γ can also be determined from the ϕ ch at z = W fin /2 along the H fin direction. Using the perturbation theory [18] and treating the α z (z − W fin /2) 2 + α x x 2 + βx + γ terms as perturbations to the flat well, the first-order approximated ground-state eigen-energy (E 1 0,0 ) for a parabolic well can be expressed as
with Ψ 0,0 the ground-state wavefunction. Then, the electron density can be determined by the eigen-energy and wavefunction as quantized eigen-energies and eigen-functions on the electron density is incorporated into the effective density-of-states for conduction band (N C,QM ) [19] . Based on the quantum correction for N C,QM , the subthreshold drain current for each gate bias can be calculated by [16] 
where N V is the effective density-of-states for valence band, E g the bandgap of the channel, ϕ ch (x, y min , z) the highest potential barrier for carrier flow along the y (channel length) direction, and μ n is the channel mobility. In Eqn. (9) , N C,QM , ϕ ch (x, y min , z), and y min depend on V gs .
We have verified our model using the numerical simulation that self-consistently solves the 3-D Poisson and 2-D Schrödinger equations [20] . An isotropic quantization effective mass (i.e., m x = m z = 0.041m 0 ) is used to assess the quantum-confinement effect along the W fin and H fin directions for the In 0.53 Ga 0.47 As channel [21] . In the numerical simulation, ten subbands are included, while two subbands are considered in our analytical calculation. Fig. 2 shows the impact of wavefunction penetration on the ground-state eigen-energy of the InGaAs devices. It can be seen that after considering the wavefunction penetration, the ground-state eigen-energy substantially decreases. Fig. 2 also compares the ground-state eigen-energy calculated from numerical simulation, our model, and flat-well approximation for the tri-gate devices with various H fin . It can be seen that as the H fin increases, the eigen-energy obtained from numerical simulation (open square) is higher than that from the flat-well approximation (dotted line) due to the electrical-confinement effect, and our quantum-mechanical model (solid line) agrees well with the numerical simulation. Note that the shortchannel effect increases as the fin-height increases, thus resulting in the more significant parabolic well and more significant electrical confinement.
In addition, Figs. 3(a) -(c) compare the subthreshold I-V for InGaAs tri-gate NFETs obtained from numerical simulation, our model, and flat-well approximation. It can be seen that while our model (solid line) shows satisfactory accuracy, the model with flat-well approximation (dotted line) cannot capture the H fin dependence for the tri-gate devices with high fin aspect-ratio because it underestimates the eigen-energy. Compared with the numerical simulation, our model shows higher efficiency in determining the subthreshold current and threshold voltage of a given tri-gate device. More importantly, this theoretical framework provides more scalable results than numerical simulation does.
III. INTRINSIC DIBL OF THE InGaAs CHANNEL
By using the quantum-mechanical subthreshold model (including the wave penetration and the electrical confinement effects) together with the numerical simulation, Fig. 4(a) shows the impact of quantumconfinement on the DIBL [defined as (V th (V ds =0.05V)− V th (V ds =0.6V))/0.55V] characteristics of tri-gate NFETs with InGaAs and Si(100) [22] channel materials based on the ITRS 2021 technology node. The V th is defined as the gate voltage at which the subthreshold current equals to 300nA × W total /L where W total = 2H fin + W fin is the total width of the tri-gate device. It can be seen that under the classical condition, the DIBL of the InGaAs tri-gate NFETs is much worse than that of the Si counterparts. After taking into account the quantum-confinement effect, the DIBL of the InGaAs tri-gate devices can be significantly reduced and be comparable to the Si one. Under classical condition, the high channel permittivity and a positive built-in effective substrate-bias (0.3V) [23] are responsible for the large DIBL of the InGaAs tri-gate NFETs as demonstrated in Fig. 4(b) . The built-in effective substrate-bias is intrinsic to the InGaAs NFETs with Si substrate. It stems from the discrepancy in the source-to-substrate work-function difference between the InGaAs and Si NFETs [23] . Both the high channel permittivity and positive built-in bias pull the carriers toward the channel/BOX interface (see Fig. 4(c) ), thus degrading the DIBL. However, if the quantum-confinement is considered, the carrier centroid of the InGaAs device dramatically moves towards the channel center as shown in Fig. 4 (c) . Therefore, the DIBL of the InGaAs tri-gate NFETs can be significantly improved after considering the quantum-confinement effect. Figure 5 shows the impact of quantum-confinement on the subthreshold swing of tri-gate NFETs with InGaAs and Si channel. It can be seen that the trend is similar to the DIBL characteristics shown in Fig. 4(a) .
Note that the source/drain doping concentration of III-V FETs is usually lower than the Si device (due to lower solid solubility), while DIBL has been known to increase with increasing source/drain doping concentration [24] . In this work, to compare the intrinsic DIBL between InGaAs and Si tri-gate NFETs, the doping concentration we used for the Si device is the same as that of the InGaAs device (6×19 cm −3 ).
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VOLUME 5, NO. 1, JANUARY 2017 Figure 6 shows the T box dependence of DIBL characteristics for InGaAs tri-gate NFETs. It can be seen that after considering the 2-D quantum confinement, the discrepancy in DIBL between tri-gate devices with thick BOX and thin BOX is reduced. This is because under the classical condition, the carrier centroid of tri-gate devices with thick BOX is closer to the channel/BOX interface than that of the devices with thin BOX, and thus using thin BOX can significantly reduce the DIBL. Once the 2-D quantum-confinement effect is taken into account, however, the carrier centroid is almost in the middle of H fin no matter what the T box is. As a result, the sensitivity of DIBL to T box for the InGaAs NFETs reduces. The suppressed variation in the carrier profile due to quantum confinement may significantly impact the DIBL sensitivity to process variations for the InGaAs tri-gate devices. Fig. 7 compares the DIBL variations caused by the gate-length (L) variation between InGaAs and Si tri-gate NFETs. It can be seen that the DIBL sensitivity to L for the InGaAs tri-gate NFETs is significantly suppressed by quantum-confinement. Figure 8 (a) compares the DIBL variations due to the finwidth (W fin ) variation for InGaAs and Si tri-gate NFETs. It can also be seen that after considering the quantumconfinement effect, the DIBL sensitivity to W fin for the InGaAs tri-gate NFETs is significantly reduced and becomes comparable to the Si counterpart. Note that while the DIBL sensitivity decreases with quantum-confinement, the V th sensitivity to W fin for the InGaAs tri-gate NFET is increased by quantum-confinement (Fig. 8(b) ). The increased V th sensitivity stems from the additional change in the effective bandgap, while the reduced DIBL sensitivity results from the suppressed variation in the carrier centroid. It can be seen from Fig. 8(c) that as the fin-width varies from 5.1 nm to 7.1 nm, classically the carrier centroid of the InGaAs tri-gate NFET shifts from 5.4 nm (the distance from the channel/BOX interface to the carrier centroid) to 4.6 nm, while quantummechanically the carrier centroid shifts merely from 5.8 nm to 5.65 nm, explaining the reduced DIBL sensitivity to finwidth for the InGaAs device in Fig. 8(a) after considering quantum-confinement.
IV. IMPACT OF QUANTUM-CONFINEMENT ON DIBL SENSITIVITY TO PROCESS VARIATIONS
Finally, it should be noted that our quantum subthreshold model does not include the direct source-drain tunneling and band-to-band tunneling currents [2] - [5] , [25] that may significantly degrade the OFF-state leakage for InGaAs tri-gate devices with gate length smaller than 8 nm [13] . 
V. CONCLUSION
We have presented a quantum-mechanical subthreshold model for III-V tri-gate MOSFETs. Our theoretical model considers the parabolic potential well and wavefunction penetration through perturbation. By using our model corroborated with numerical simulation, we have investigated the intrinsic DIBL characteristics of highly-scaled tri-gate n-MOSFETs with InGaAs channel based on the ITRS 2021 technology node. We have found that, as compared with the classical model, the model including quantumconfinement predicts lower DIBL. In addition, our study indicates that, the DIBL of the InGaAs tri-gate devices can be significantly suppressed due to 2-D quantum-confinement and be comparable to the Si counterpart. Besides, with the strong 2-D quantum confinement, the impact of buriedoxide thickness on the DIBL of InGaAs tri-gate NFETs becomes minor, and the DIBL sensitivity to the fin-width and gate-length variations can also be suppressed.
APPENDIX
The channel potential distribution ϕ ch (x,y,z) of tri-gate MOSFET in the subthreshold regime can be obtained by solving the following 3-D Poisson's equation: (10) where N ch is the channel doping concentration, and ε ch is the permittivity of the semiconductor fin. 
The 2-D and 3-D solutions can be expressed as (15) where ε ox is the permittivity of gate-dielectric, and t ox the physical thicknesses of gate-dielectric. The values of A, B and series coefficients (B n , E n , B n,m , H i,m ) can be found in [16] . Note that the channel potential depends on source/drain doping. As the source/drain doping concentration is changed, the built-in potential of the source/drain to the channel (ϕ ms ) will be changed. As a result, the boundary values of 3-D Poisson's equation and 3-D Laplace's equation are altered (see equations (2d), (2e), (4b), and (4c) in [16] ), and the channel potential and carrier distribution will be affected. 
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